Verification of clock constraints: CCSL Observers in Esterel

نویسنده

  • Charles André
چکیده

The Clock Constraint Speci cation Language (ccsl) has been informally introduced in the speci cations of the uml Pro le for Modeling and Analysis of Real-Time and Embedded systems (MARTE). In a previous report entitled Syntax and Semantics of the Clock Constraint Speci cation Language , we equipped a kernel of ccsl with an operational semantics. In the present report we pursue this clari cation e ort by giving a mathematical characterization to each ccsl constructs. We also propose a systematic approach to the formal veri cation of ccsl constraints with dedicated Observers. A comprehensive library of Esterel modules, which supports this approach, is provided. Key-words: CCSL, UML, time constraints, veri cation, observer, Esterel ∗ Université de Nice Sophia Antipolis in ria -0 04 58 84 7, v er si on 1 22 F eb 2 01 0 Véri cation de contraintes d'horloges : Observateurs CCSL en Estérel Résumé : Le langage de Spéci cation de Contraintes d'Horloges (connu sous le nom de Clock Constraint Speci cation Language ou sous l'acronyme ccsl) a été introduit de façon informelle dans le document de spéci cation du pro l uml pour la modélisation et l'analyse des systèmes temps réel et embarqués (marte). Dans un précédent rapport intitulé Syntax and Semantics of the Clock Constraint Speci cation Language nous avons dé ni une sémantique opérationnelle pour un noyau de ccsl. Le présent rapport poursuit cet e ort de formalisation en donnant une caractérisation mathématique précise à chaque élément du langage ccsl. Nous proposons également une approche systématique pour la véri cation formelle de contraintes ccsl s'appuyant sur le concept d'Observateur. Une bibliothèque complète de modules Esterel est fournie pour la mise en ÷uvre de cette approche. Mots-clés : CCSL, UML, contraintes temporelles, véri cation, observateurs, Esterel in ria -0 04 58 84 7, v er si on 1 22 F eb 2 01 0

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Combining CCSL and Esterel to specify and verify time requirements

The UML Profile for Modeling and Analysis of Real-Time and Embedded (RTE) systems has recently been adopted by the OMG. Its Time Model extends the informal and simplistic Simple Time package proposed by UML2 and offers a broad range of capabilities required to model RTE systems including both discrete/dense and chronometric/logical time. MARTE OMG specification introduces a Time Structure inspi...

متن کامل

Towards a Transformation Approach of Timed UML MARTE Specifications for Observer-Based Formal Verification

Modeling timing constraints of distributed systems and multi-clock electronic systems aims to describe different time requirements aspects at a higher abstraction level. An important aspect is the logical time of the behavior of these systems. To model the time requirements, a specification language with multiple clock domains called Clock Constraint Specification Language (CCSL) has been intro...

متن کامل

A Complete Axiomatization for Reduced Clock Constraint Specification Language

Clock Constraint Specification Language, or CCSL, is a domainspecific language designed to model distributed real-time systems in terms of logical time, that is of sequences of events. Typical application of CCSL is to serve as a specification language for verification of specified systems. In this paper we provide a sound and complete axiomatic for propositional logic over large fragment of CC...

متن کامل

Verifying MARTE/CCSL Mode Behaviors Using UPPAAL

In the development of safety-critical embedded systems, the ability to formally analyze system behavior models, based on timing and causality, helps the designer to get insight into the systems overall timing behavior. To support the design and analysis of real-time embedded systems, the UML modeling profile MARTE provides CCSL – a time model and a clock constraint specification language. CCSL ...

متن کامل

Clock Constraints in UML/MARTE CCSL

The UML Pro le for Modeling and Analysis of Real-Time and Embedded (RTE) systems has recently been adopted by the OMG. Its Time Model extends the informal and simplistic Simple Time package proposed by UML2 and o ers a broad range of capabilities required to model RTE systems including both discrete/dense and chronometric/logical time. MARTE OMG speci cation introduces a Time Structure inspired...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010